Blogs (28) >>
ICFP 2017
Sun 3 - Sat 9 September 2017 Oxford, United Kingdom

UPDATE: artifact submission extended to 30st of June 2017 – submission open at

https://icfp-fhpc17aec.hotcrp.com/

This year FHPC provides authors the opportunity to submit for evaluation any artifacts that accompany their papers. The dissemination of artifacts promotes reproducibility, and enables authors to build on top of each others’ work, while it can also help to more unambiguously resolve questions about cases not considered by the original authors.

For the purpose of FHPC, we plan to reward selected artifacts with additional presentation time in a dedicated slot during the workshop – for example for demonstrating (i) reproducibility of results or (ii) practical usage of the framework (visualization, demos, etc).

Artifact Details:

The artifact-evaluation committee (AEC) will accept any artifact that authors wish to submit. Obviously, the better the artifact is packaged, the more likely the AEC can actually work with it. We ask the authors to provide provide the title of the FHPC paper submission, together with three files:

  • a .pdf file that provides detailed instructions to the reviewers about how to install the artifact and what to look for in the evaluations

  • an archive .zip or .tar.gz containing the artifact

  • the submitted FHPC’17 paper (.pdf file)

The AE process is thought to encourage an open and constructive communication (by means HotCRP) between (anonymous) reviewers and authors.

Submission of an artifact does not contain tacit permission to make its content public. AEC members will be instructed that they may not publicise any part of your artifact during or after completing evaluation, nor retain any part of it after evaluation. Thus, you are free to include models, data files, proprietary binaries, and similar items in your artifact. The AEC organisers strongly encourage you to anonymise any data files that you submit.

Submission Deadline: 9th of June 2017 anywhere on earth

(extended from 26th of May 2017)

UPDATE: FHPC’17 papers length extended to up to 12 pages!

When

Thursday Sept. 7th, 2017.

Registration Details

Please see ICFP 2017 web site at: https://icfp17.sigplan.org/

Previous FHPC Website:

https://sites.google.com/site/fhpcworkshops/

Workshop Objectives

The 6th ACM SIGPLAN Workshop on Functional High-Performance Computing workshop aims at bringing together researchers exploring uses of functional (or more generally, declarative or high-level) programming technology in application domains where high performance is essential. The aim of the meeting is to enable sharing of results, experiences, and novel ideas about how high-level, declarative specifications of computationally challenging problems can serve as maintainable and portable code that approaches (or even exceeds) the performance of machine-oriented (low-level) imperative implementations.

All aspects of performance critical programming and parallel programming are in-scope for the workshop, irrespective of hardware target. This includes both traditional large-scale scientific computing (HPC), as well as work targeting single node systems with SMPs, GPUs, FPGAs, or embedded processors. FHPC 2017 seeks to encourage a range of submissions, focusing on work in progress and facilitating early exchange of ideas and open discussion on innovative and/or emerging results. Experience reports are also welcome.

You're viewing the program in a time zone which is different from your device's time zone change time zone

Thu 7 Sep

Displayed time zone: Belfast change

09:00 - 09:10
Welcome to FHPC'17FHPC at L4
09:00
10m
Day opening
Welcome to FHPC'17
FHPC
Phil Trinder University of Glasgow, Cosmin Oancea DIKU, University of Copenhagen
09:10 - 10:10
First KeynoteFHPC at L4
Chair(s): Kevin Hammond University of St. Andrews, UK
09:10
60m
Talk
Haskell in the Datacentre
FHPC
Simon Marlow Facebook
10:30 - 11:30
CompilationFHPC at L4
Chair(s): Phil Trinder University of Glasgow
10:30
30m
Talk
From High-level Radio Protocol Specifications to Efficient Low-level Implementations via Partial Evaluation
FHPC
A: Geoffrey Mainland Drexel University, USA, A: Siddhanathan Shanmugam Drexel University, USA
11:00
30m
Talk
Destination-Passing Style for Efficient Memory Management
FHPC
A: Amir Shaikhha EPFL, Switzerland, A: Andrew Fitzgibbon Microsoft Research, Cambridge, A: Simon Peyton Jones Microsoft Research, Cambridge, A: Dimitrios Vytiniotis Microsoft Research, Cambridge
12:00 - 12:30
ToolsFHPC at L4
Chair(s): Cosmin Oancea DIKU, University of Copenhagen
12:00
30m
Talk
VisPar: Visualising dataflow graphs from the Par monad
FHPC
A: Maximilian Algehed Chalmers University of Technology, Sweden, A: Patrik Jansson Chalmers University of Technology
14:00 - 15:00
Parallel ProgrammingFHPC at L4
Chair(s): Geoffrey Mainland Drexel University, USA
14:00
30m
Talk
In Search of a Map: using Program Slicing to Discover Potential Parallelism in Recursive Functions
FHPC
A: Adam Barwell , A: Kevin Hammond University of St. Andrews, UK
14:30
30m
Talk
Strategies for Regular Segmented Reductions on GPU
FHPC
A: Rasmus Wriedt Larsen DIKU, University of Copenhagen, A: Troels Henriksen DIKU, University of Copenhagen
15:30 - 16:30
Demo SessionFHPC at L4
Chair(s): Cosmin Oancea DIKU, University of Copenhagen
15:30
29m
Demonstration
Futhark Demo
FHPC
Troels Henriksen DIKU, University of Copenhagen
16:00
29m
Demonstration
ParaFormance Demo: Democratizing Parallel Software Development
FHPC
Christopher Brown University of St. Andrews, UK, Kevin Hammond University of St. Andrews, UK
16:30
20m
Social Event
Break 16:30 - 16:50: Wine and Nibbles @ North Mezzanine
FHPC

16:50 - 17:50
Demo and PanelFHPC at L4
Chair(s): Phil Trinder University of Glasgow
16:50
30m
Demonstration
Ziria Demo: Wringing performance from high-level code
FHPC
Siddhanathan Shanmugam Drexel University, USA, Geoffrey Mainland Drexel University, USA
17:20
30m
Day closing
Panel Discussion: The challenges for Functional High Performance Computing
FHPC
Geoffrey Mainland Drexel University, USA, Kevin Hammond University of St. Andrews, UK, Simon Marlow Facebook

Call for Papers

                          FHPC 2017

               The 6th ACM SIGPLAN Workshop on
            Functional High-Performance Computing
                         Oxford, UK
                      September 7, 2017

         https://icfp17.sigplan.org/track/FHPC-2017-papers

Co-located with the International Conference on Functional Programming
                         
                        (ICFP 2017)

 Artifact submissions due: 30st of June 2017 (optional extended) at
         https://icfp-fhpc17aec.hotcrp.com/ 

 Submission Deadline: 9th of June 2017 anywhere on earth 
                        (extended from 26th of May 2017, and then from 2nd of June)

 UPDATE: FHPC'17 papers length extended to up to 12 pages! 

The FHPC workshop aims at bringing together researchers exploring uses of functional (or more generally, declarative or high-level) programming technology in application domains where high performance is essential. The aim of the meeting is to enable sharing of results, experiences, and novel ideas about how high-level, declarative specifications of computationally challenging problems can serve as maintainable and portable code that approaches (or even exceeds) the performance of machine-oriented imperative implementations.

All aspects of performance critical programming and parallel programming are in-scope for the workshop, irrespective of hardware target. This includes both traditional large-scale scientific computing (HPC), as well as work targeting single node systems with SMPs, GPUs, FPGAs, or embedded processors. It is becoming apparent that radically new and well founded methodologies for programming such systems are required to address their inherent complexity and to reconcile execution performance with programming productivity. Experience reports are also welcome.

Proceedings:

FHPC 2017 seeks to encourage a range of submissions, focusing on work in progress and facilitating early exchange of ideas and open discussion on innovative and/or emerging results. Submission are limited to maximum 12 pages, but short papers (about 6 pages) are equally welcome. Accepted papers will be published by the ACM and will appear in the ACM Digital Library. This year FHPC will introduce an (optional) artifact-evaluation session, with the intent that selected artifacts will receive additional presentation time in a dedicated slot during the workshop.

  • Paper submissions due: 9th of June 2017, anywhere on earth (extended from 26th of May, 2017)
  • Artifact submissions due: 30st of June 2017 (optional) at https://icfp-fhpc17aec.hotcrp.com/
  • Author notification: 30st of June, 2017
  • Final copy due: 15th of July, 2017

Submitted papers must be in portable document format (PDF), formatted according to the ACM SIGPLAN style guidelines (2 column, 9pt format). See http://www.sigplan.org/authorInformation.htm for more information and style files. Papers should be no longer than 12 pages.

Contributions to FHPC 2017 should be submitted via Easychair, at the following URL:

The FHPC workshops adhere to the ACM SIGPLAN policies regarding programme committee contributions and republication. Any paper submitted must adhere to ACM SIGPLAN’s republication policy. PC member submissions are welcome, but will be reviewed to a higher standard.

http://www.sigplan.org/Resources/Policies/Review http://www.sigplan.org/Resources/Policies/Republication

AUTHORS TAKE NOTE: The official publication date is the date the proceedings are made available in the ACM Digital Library. This date may be up to two weeks prior to the first day of your conference. The official publication date affects the deadline for any patent filings related to published work.

Travel Support:

Student attendees with accepted papers can apply for a SIGPLAN PAC grant to help cover travel expenses. PAC also offers other support, such as for child-care expenses during the meeting or for travel costs for companions of SIGPLAN members with physical disabilities, as well as for travel from locations outside of North America and Europe. For details on the PAC programme, see its web page (http://www.sigplan.org/PAC.htm).

Program Committee:

Phil Trinder (co-chair), Glasgow University, UK

Cosmin Oancea (co-chair), University of Copenhagen, Denmark

Jost Berthold, Commonwealth Bank of Australia, Australia

Kei Davis, Los Alamos National Laboratory, USA

Zhenjiang Hu, National Institute of Informatics, Japan

Gabriele Keller, The University of New South Wales, Australia

Rita Loogen, Philipps-University Marburg, Germany

Patrick Maier, Glasgow University, UK

Geoffrey Mainland, Drexel University, USA

Gihan Mudalige, University of Warwick, UK

Louis-Noel Pouchet, Colorado State University, USA

Mary Sheeran, Chalmers University of Technology, Sweden